OpenCores

1/1

Memory Controller performance by ed on Mar 29, 2004			ed Posts: 2 Joined: Mar 30, 2009 Last seen: Jan 28, 2025
I'm wondering what the performance of the Memory Controller core should look like when synthesized for a Spartan-2e. According to the documentation for the Memory Controller, if using PC100 SDRAM memory, the wishbone clock should be run at 200MHz and the memory clock should be run at 100MHz. I don't seem to be getting timing reports from XST anywhere near that. Ed I'm wondering what the performance of the Memory Controller core should look like when synthesized for a Spartan-2e. According to the documentation for the Memory Controller, if using PC100 SDRAM memory, the wishbone clock should be run at 200MHz and the memory clock should be run at 100MHz. I don't seem to be getting timing reports from XST anywhere near that. Ed

1/1

Browse