Has anyone built or is anyone in the process of building a Wishbone to
Avalon Master/Slave bridge?

Did anyone ever respond to your inquiry? greg sampson ----- Original Message ----- From: mikehsr at o...mikehsr at o...> To: Date: Tue Apr 6 23:27:01 CEST 2004 Subject: [oc] Wishbone / Avalon (Altera SOPC) Bridge???

Unfortunately, NO. So, it looks like I'm going to have to learn the Avalon .PTF stuff. Mike ----- Original Message ----- From: gsam at c...gsam at c...> To: Date: Wed Apr 7 02:30:55 CEST 2004 Subject: [oc] Wishbone / Avalon (Altera SOPC) Bridge???

I did receive an email on this from someone on OpenCores a month or so back.
Unfortunately, I deleted the email so can't give you details.

The basic jist was that you can directly connect wishbone cores to the
avalon bus, its just a mater of knowing which wire to connect to where....

Colin.

--- Outgoing mail is certified Virus Free. Checked by AVG anti-virus system (http://www.grisoft.com). Version: 6.0.654 / Virus Database: 419 - Release Date: 06/04/2004

Hi, you can directly connect a wishbone slave to avalon bus with the sopc builder. As an example, see the integration of i2c core into nios processor: 1. Within SOPC builder, generate interface to user logic. 2. Select bus interface type: avalon register slave. 3. Add "i2c_master_top.v" design file. 4. Read port list from file. 5. Connect the signals as follow: wb_adr_i address wb_dat_i writedata wb_dat_o readdata wb_we_i write wb_stb_i chipselect wb_cyc_i chipselect wb_inta_o irq wb_clk_i clk wb_ack_o waitrequest_n wb_rst_i always0 arst_i reset_n scl_pad_i export scl_pad_o export scl_padoen_o export sda_pad_i export sda_pad_o export sda_padoen_o export 6. Under timing tab, leave the setup, wait and hold settings at 0 cycles. Good luck, Guido. _____________________________________________________________ Guido Kuhlmann Tigris Elektronik GmbH http://www.tigris.de _____________________________________________________________