1/1 
|
i2c slave model
by Unknown on Apr 19, 2004 |
Not available! | ||
|
Hi,
I need a slave to simulate my Opencore Master I2C design against. Can
I get a copy of Scott's.
----- Original Message -----
From: rchristian at c...
To: cores at o...
Date: Wed, 8 Oct 2003 19:46:30 +0200
Subject: RE: [oc] i2c slave model
Not polished is not a problem. I have coded up an I2C master for a
design I am working on and am looking for something to test it
against.
Is this code still available?
Ron
----- Original Message -----
From: "Morris, Scott J" morris.scott at p... >
To: "'cores at o... '" cores at o... >
Date: Tue, 29 Oct 2002 12:31:47 -0800
Subject: RE: [oc] i2c slave model
>
> > I have a form of a I2C slave in VHDL. It's not in the polished
> state that
> most of the opencore projects are in. And what I have is a > specific > implementation. I'm using this I2C slave to act as a sentry or
> gate for
> other I2C components. You send the gate's address and the gate
> connects the
> other I2C devices onto the SDA and SCL lines. It disconnects the
> devices
> once a stop signal is sent. This allowed me to have several > identical > boards, with I2C devices on them, that could be individually > addressed. > I've implemented it in a XC9536 and have been able to communicate
> with it.
> It hasn't been rigorously tested and probably won't be (at least
> not by me,
> project was cut back). But you are welcome to have a look. > > Scott >
> -----Original Message-----
> From: ckh827 at h... [mailto:ckh827 at h... ]
> Sent: Tuesday, October 29, 2002 11:55 AM
> To: cores at o...
> Subject: [oc] i2c slave model
>
>
>
>
> HI, I need a VHDL version of i2c slave model(not
verilog).
> Anybody
> know where I can find it? I tried so hard to code it but
has
> no
> progress. Any help is appreciated.
> > > ken > > |
|||
|
i2c slave model
by Unknown on Apr 13, 2005 |
Not available! | ||
|
Hi,
I am also looking for a I2C slave in VHDL, would it be possible to get a
copy of it?
Thanks
Tom.
----- Original Message -----
From: kenneth.l.martin at b...kenneth.l.martin at b...>
To:
Date: Mon Apr 19 20:06:44 CEST 2004
Subject: [oc] i2c slave model
Hi,
I need a slave to simulate my Opencore Master I2C design against.
Can
I get a copy of Scott's.
----- Original Message -----
From: rchristian at c...
To: cores at o...
Date: Wed, 8 Oct 2003 19:46:30 +0200
Subject: RE: [oc] i2c slave model
>
> > Not polished is not a problem. I have coded up an I2C master for a
> design I am working on and am looking for something to test it
> against.
> Is this code still available?
>
> Ron
>
> ----- Original Message -----
> From: "Morris, Scott J" morris.scott at p... >
> To: "'cores at o... '" cores at o... >
> Date: Tue, 29 Oct 2002 12:31:47 -0800
> Subject: RE: [oc] i2c slave model
>
>
> > I have a form of a I2C slave in VHDL. It's not in the > polished
> state that
> most of the opencore projects are in. And what I have is a
> specific
> implementation. I'm using this I2C slave to act as a sentry
> or
> gate for
> other I2C components. You send the gate's address and the > gate
> connects the
> other I2C devices onto the SDA and SCL lines. It disconnects
> the
> devices
> once a stop signal is sent. This allowed me to have several
> identical
> boards, with I2C devices on them, that could be individually
> addressed.
> I've implemented it in a XC9536 and have been able to > communicate
> with it.
> It hasn't been rigorously tested and probably won't be (at
> least
> not by me,
> project was cut back). But you are welcome to have a look.
>
> Scott >
> > -----Original Message-----
> > From: ckh827 at h... [mailto:ckh827 at h... ]
> > Sent: Tuesday, October 29, 2002 11:55 AM
> > To: cores at o...
> > Subject: [oc] i2c slave model
> >
> >
> >
> >
> > HI, I need a VHDL version of i2c slave model(not
> verilog).
> Anybody
> > know where I can find it? I tried so hard to code it
but
> has
> no
> > progress. Any help is appreciated.
> > > > > > ken > > > > |
|||
|
i2c slave model
by Unknown on Apr 18, 2005 |
Not available! | ||
|
tom.houtmeyers at bestnv.com wrote:
Hi,
For synthesis or just testbench?
The http://www.opencores.org/projects/i2c/ project implements an I2C
memory (slave) for the testbench. The code is in Verilog, but can be
translated to VHDL.
SET
--
Salvador Eduardo Tropea (SET). (Electronics Engineer)
Visit my home page: http://welcome.to/SetSoft or
http://www.geocities.com/SiliconValley/Vista/6552/
Alternative e-mail: set at computer.org set at ieee.org
Address: Curapaligue 2124, Caseros, 3 de Febrero
Buenos Aires, (1678), ARGENTINA Phone: +(5411) 4759 0013
I am also looking for a I2C slave in VHDL, would it be possible to get a copy of it? |
|||
|
i2c slave model
by Unknown on Jun 10, 2005 |
Not available! | ||
|
Hello, I need a I2C slave IP for a project of mine. I saw something goinig on about it in this forum. So can somebody supply me with a I2C slave IP. Thanks, Gijs. |
|||
|
i2c slave model
by Unknown on Sep 19, 2007 |
Not available! | ||
|
Hi Tom,
I am looking for the VHDL code on I2C slave model...I would be glad if
you can share the code.
Thanks & Regards,
Mukta
----- Original Message -----
From: tom.houtmeyers at b...tom.houtmeyers at b...>
To:
Date: Wed Apr 13 12:38:41 CEST 2005
Subject: [oc] i2c slave model
Hi,
I am also looking for a I2C slave in VHDL, would it be possible to
get a
copy of it?
Thanks
Tom.
----- Original Message -----
From: kenneth.l.martin at b...kenneth.l.martin at b...>
To:
Date: Mon Apr 19 20:06:44 CEST 2004
Subject: [oc] i2c slave model
> Hi,
> > I need a slave to simulate my Opencore Master I2C design against.
> Can
> I get a copy of Scott's.
> ----- Original Message -----
> From: rchristian at c...
> To: cores at o...
> Date: Wed, 8 Oct 2003 19:46:30 +0200
> Subject: RE: [oc] i2c slave model
>
> > Not polished is not a problem. I have coded up an I2C master
> for a
> design I am working on and am looking for something to
test it
> against.
> Is this code still available?
>
> Ron
>
> ----- Original Message -----
> From: "Morris, Scott J" morris.scott at p...
>
> To: "'cores at o... '" cores at o... >
> Date: Tue, 29 Oct 2002 12:31:47 -0800
> Subject: RE: [oc] i2c slave model
>
> >
> > > > I have a form of a I2C slave in VHDL. It's not in the
> polished
> > state that
> > most of the opencore projects are in. And what I have is
> a
> > specific
> > implementation. I'm using this I2C slave to act as a > sentry
> or
> > gate for
> > other I2C components. You send the gate's address and the
> gate
> > connects the
> > other I2C devices onto the SDA and SCL lines. It > disconnects
> the
> > devices
> > once a stop signal is sent. This allowed me to have > several
> > identical
> > boards, with I2C devices on them, that could be > individually
> > addressed.
> > I've implemented it in a XC9536 and have been able to
> communicate
> > with it.
> > It hasn't been rigorously tested and probably won't be
> (at
> least
> > not by me,
> > project was cut back). But you are welcome to have a > look.
> >
> > Scott > >
> > -----Original Message-----
> > From: ckh827 at h... [mailto:ckh827 at h... ]
> > Sent: Tuesday, October 29, 2002 11:55 AM
> > To: cores at o...
> > Subject: [oc] i2c slave model
> >
> >
> >
> >
> > HI, I need a VHDL version of i2c slave
model(not
> verilog).
> > Anybody
> > know where I can find it? I tried so hard to
code it
> but
> has
> > no
> > progress. Any help is appreciated.
> > > > > > ken > > > > > > > |
|||
|
i2c slave model
by Unknown on Sep 20, 2007 |
Not available! | ||
|
Hi,
I've written a VHDL I2C slave, see
http://www.frank-buss.de/vhdl/i2c_slave-0.4.zip
I've tried to commit it to opencores, but there were problems with using
CVS, so now I'm hosting it on my webspace. It is tested on Xilinx and Altera
parts against a microcontroller master with a PCA9555 example. Documentation
and examples are included.
--
Frank Buss, fb at frank-buss.de
http://www.frank-buss.de, http://www.it4-systems.de
|
|||
1/1