maxd at optiscan.com wrote: What is the macrocells count required to implement the AVR core? I realise there is some difference depending on the FPGA/CPLD family, but is there a not less than but likely not more than figure someone has If anyone has implemented it for a specific FPGA platform, I would like to know their experience in this regard. Regards, Max