![no use](https://cdn.opencores.org/img/pils_lt.png)
![no use](https://cdn.opencores.org/img/pil_lt.png)
![no use](https://cdn.opencores.org/img/pil_rt.png)
![no use](https://cdn.opencores.org/img/pils_rt.png)
pardon me if this is a faq...
by Unknown on Oct 15, 2004 |
Not available! | ||
...but I looked in the faq and it wasn't there.
A couple of years ago there was discussion of Verilog-to-VHDL
translators, and someone indicated there were a couple to be
found at http://www.verilog.net/free.html . I just looked and
couldn't see any sign of them. Anyone know where they've moved
to or what else might be available at present?
Thanks much.
Jonathan
|
![no use](https://cdn.opencores.org/img/pils_lt.png)
![no use](https://cdn.opencores.org/img/pil_lt.png)
![no use](https://cdn.opencores.org/img/pil_rt.png)
![no use](https://cdn.opencores.org/img/pils_rt.png)