OpenCores
Home » All forums » Cores » SOFTWARE DEFINED RADIO USING CYCLONE III DEVELOPMENT KIT
no use no use 1/1 no use no use
SOFTWARE DEFINED RADIO USING CYCLONE III DEVELOPMENT KIT
by sntsh.pndt on Oct 7, 2011 		sntsh.pndt
Posts: 1
Joined: Oct 5, 2011
Last seen: Oct 5, 2012
Hello friends I am new in FPGA and I am trying to make a software defined radio using cyclone III development kit. Searched internet a lot of but could succeeded.
Help me.........
RE: SOFTWARE DEFINED RADIO USING CYCLONE III DEVELOPMENT KIT
by vijayganesh on Oct 7, 2011 		vijayganesh
Posts: 1
Joined: Sep 17, 2010
Last seen: Jul 12, 2020
hi ,
I am vijay doing the LTE physical layer design, well are you going to use only vhdl/verilog or going to use matlab.
RE: SOFTWARE DEFINED RADIO USING CYCLONE III DEVELOPMENT KIT
by ekomninos on Oct 7, 2011 		ekomninos
Posts: 2
Joined: Apr 11, 2011
Last seen: Jul 26, 2013
Hi sntsh.pndt,

I can possibly help you with your task. Do you have a specification??

BR
no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.