OpenCores
no use no use 1/1 no use no use
KALMAN FILTER IN VERILOG
by TINTIN on Mar 28, 2012
TINTIN
Posts: 3
Joined: Mar 27, 2012
Last seen: Apr 22, 2012
HI. I AM NITIN. I AM DOING A PROJECT ON IMPLEMENTATION OF KALMAN FILTER IN VERILOG. CAN SOMEONE HELP ME TO FIND CODE FOR KALMAN FILTER IN VERILOG?
RE: KALMAN FILTER IN VERILOG
by pekon on Mar 29, 2012
pekon
Posts: 29
Joined: Mar 6, 2009
Last seen: Dec 14, 2020
HI. I AM NITIN. I AM DOING A PROJECT ON IMPLEMENTATION OF KALMAN FILTER IN VERILOG. CAN SOMEONE HELP ME TO FIND CODE FOR KALMAN FILTER IN VERILOG?


If you need the code directly, then what are you doing in ur project ? :-)
RE: KALMAN FILTER IN VERILOG
by TINTIN on Apr 20, 2012
TINTIN
Posts: 3
Joined: Mar 27, 2012
Last seen: Apr 22, 2012
CAN ANYONE HELP ME OUT?? WAT IS THE SYNTAX FOR SQUARE ROOT IN VHDL??
RE: KALMAN FILTER IN VERILOG
by hellwig on Apr 20, 2012
hellwig
Posts: 32
Joined: Dec 30, 2007
Last seen: Aug 24, 2026
You can use the exponentiation operator (**).

Hellwig

P.S.: Please repair the caps lock key of your keyboard.
RE: KALMAN FILTER IN VERILOG
by TINTIN on Apr 22, 2012
TINTIN
Posts: 3
Joined: Mar 27, 2012
Last seen: Apr 22, 2012
Hi!i have a kalman filter code in vhdl. i have a matrix and i want to find norm of that matrix. can anyone please help me out??
RE: KALMAN FILTER IN VERILOG
by stanfda on May 13, 2012
stanfda
Posts: 1
Joined: Apr 29, 2009
Last seen: Feb 10, 2017
If you're trying to write synthesizable code, you're going to run into problems trying to use VHDL exponents or square root functions. These are complicated operations that I don't believe any synthesizer is going to be able to instantiate from you writing

x
RE: KALMAN FILTER IN VERILOG
by ZigZagee on May 14, 2012
ZigZagee
Posts: 1
Joined: Apr 2, 2011
Last seen: May 14, 2012
I kept an eye on this one just out of interest. I'm planning to implement a Kalman
filter in a microcontroller which should be an easier task. But I'm puzzled as to why it is thought that the square root of say (x) is difficult. There are iterative methods to calculate square roots. Can't these be used ? I am not a Verilog expert but Verilog does appear to synthesize iterations with "repeat", "while" statements. Can't these be used to describe the behaviour of a square root iterative method ?
no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.