OpenCores
Home » All forums » Cores » interfacing DDR3 SDRAM memory controller to an FPGA virtex6
no use no use 1/1 no use no use
interfacing DDR3 SDRAM memory controller to an FPGA virtex6
by dmx on Apr 12, 2012 		dmx
Posts: 3
Joined: Jan 30, 2012
Last seen: Apr 12, 2012
HI can any1 please help me in this project. I have a code but getting some errors. So can any1 please check this and suggest me what to do....
Thanks in Advance....
ddr3 vhdl.rar (7 kb)
no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.