Hi,

I need to build an IEEE 1500 test wrapper around a core. I build a core and scan chain around it using VHDL and it is working fine. I know the architecture for the same. However, I do not have any idea how to implement it. I am using VHDL platform and ALTERA DE2 board.

Any suggestion would be a great help.

Thanks,
Pamela