![no use](https://cdn.opencores.org/img/pils_lt.png)
![no use](https://cdn.opencores.org/img/pil_lt.png)
![no use](https://cdn.opencores.org/img/pil_rt.png)
![no use](https://cdn.opencores.org/img/pils_rt.png)
I2V slave implemantation in VHDL
by Unknown on Jan 11, 2005 |
Not available! | ||
Hi All,
any body can share the I2C slave model for implementing in VHDL? It will be more helpful if u can giveme the testbech also.. thanks in advance.. S.RANGA REDDY |
I2V slave implemantation in VHDL
by Unknown on Jan 11, 2005 |
Not available! | ||
Hi Ranga --
I'd be happy to supply you with an I2C slave core. I'll just do a simple translation of the Verilog version on Opencores. First you need to arrange a bank check, drawn on an American bank, for US$3500. Send me the check, and when it clears I'll be happy to e-mail you the source files. I'll send you the address of-line, if you agree to these terms. By the way, I'll be happy to throw in the testbench for free! Your pal, Stuart
Hi All,
any body can share the I2C slave model for implementing in VHDL? It will
be more helpful if u can giveme the testbech also..
thanks in advance..
S.RANGA REDDY
_______________________________________________
http://www.opencores.org/mailman/listinfo/cores
|
I2V slave implemantation in VHDL
by Unknown on Jan 12, 2005 |
Not available! | ||
Hi, May I remind you that the design is copyright Richard Herveille. So you can't do a translation in the first place. I, on the other hand, wouldn't mind doing the slave for the listed $3500 ;-) Cheers, Richard
-----Original Message-----
From: cores-bounces at opencores.org
[mailto:cores-bounces at opencores.org] On Behalf Of Stuart Brorson
Sent: Tuesday, January 11, 2005 1:42 PM
To: cores at opencores.org
Subject: Re: [oc] I2V slave implemantation in VHDL
Hi Ranga --
I'd be happy to supply you with an I2C slave core. I'll just
do a simple translation of the Verilog version on Opencores.
First you need to arrange a bank check, drawn on an American
bank, for US$3500. Send me the check, and when it clears
I'll be happy to e-mail you the source files. I'll send you
the address of-line, if you agree to these terms.
By the way, I'll be happy to throw in the testbench for free!
Your pal,
Stuart
>
> Hi All,
>
> any body can share the I2C slave model for implementing in VHDL? It
> will be more helpful if u can giveme the testbech also..
>
> thanks in advance..
>
> S.RANGA REDDY
> _______________________________________________
> http://www.opencores.org/mailman/listinfo/cores
>
_______________________________________________
http://www.opencores.org/mailman/listinfo/cores
|
I2V slave implemantation in VHDL
by unmesh on Jan 25, 2005 |
unmesh
Posts: 13 Joined: Jan 5, 2004 Last seen: Feb 13, 2025 |
||
seems like an entry level training project in your company. try developing
it...its based around only two wires...shouldn't be terribly
complicated....actually its not...
regards
----- Original Message -----
From: sudharr at myw.ltindia.com>
To: cores at opencores.org>
Sent: Tuesday, January 11, 2005 11:31 AM
Subject: [oc] I2V slave implemantation in VHDL
Hi All,
any body can share the I2C slave model for implementing in VHDL? It will
be more helpful if u can giveme the testbech also..
thanks in advance..
S.RANGA REDDY
_______________________________________________
http://www.opencores.org/mailman/listinfo/cores
Scanned by the SecureSynergy VirusScreen Service.
For more information log on to : http://www.securesynergyonline.com or http://www.securesynergy.com
|
![no use](https://cdn.opencores.org/img/pils_lt.png)
![no use](https://cdn.opencores.org/img/pil_lt.png)
![no use](https://cdn.opencores.org/img/pil_rt.png)
![no use](https://cdn.opencores.org/img/pils_rt.png)