OpenCores
Home » All forums » Cores » Verilog cord of ANNs
no use no use 1/1 no use no use
Verilog cord of ANNs
by hughhuang on Jan 4, 2014 		hughhuang
Posts: 2
Joined: Nov 17, 2013
Last seen: Jan 4, 2014
Hi, I'm a newbie in IC design. I'm studying ANNs(aritificial neuro networks) and want to realize the ANNs by Verilog. Who can help me? Many thanks!
no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.