![no use](https://cdn.opencores.org/img/pils_lt.png)
![no use](https://cdn.opencores.org/img/pil_lt.png)
![no use](https://cdn.opencores.org/img/pil_rt.png)
![no use](https://cdn.opencores.org/img/pils_rt.png)
i2c project
by bj on Apr 1, 2005 |
bj
Posts: 1 Joined: Mar 26, 2012 Last seen: Aug 15, 2015 |
||
Hello All
I am a recruiter based in the UK - I am looking for a number of Digital
and Analog IC design and layout engineers for contract and permanent
work in Europe.
Apologies for this somewhat informal approach, but if anyone is looking
for work please do get in touch
Bruce Jones
bj at waconsultants.com
----- Original Message -----
From: "Frédéric Renet" f.renet at m...>
To: cores at o...
Date: Mon, 17 Jul 2000 11:32:38 +0200
Subject: Re: [oc] i2c project
>
> Hi Mr Renet, > > I 'd like to participate at your project. I am an ASIC designer, i 'd like to get involved in various design.
>
Hi to all, After some month of silence for both professional and personnal reasons i'm back. For I2C core the original idea was to use the block diagram from the motorola MBUS (found in the ColdFire Family) because it's quite clear and translate easily in states machine. I found that Xilinx (formely ColdRunner) had the same idea, and they offer a VHDL master/slave core in one of their application note but there is no information about license. It's really difficult (at least for me) to not reuse the code i've seen for this function, so the question is can we take the code from xilinx or is it worth to look at a different approach ? Frédéric Renet Mipsys 19c Av des Indes 91969 Les Ulis (France) Tel: +33 1 64 86 26 00 Fax: +33 1 64 86 26 09 |
i2c project
by Unknown on Apr 3, 2005 |
Not available! | ||
Hi all,
How about reference design from altera,and altera provide a reference design with VHDL.It is design for the MC68307 microcontroller and provides a simplified interface to the industry-standard I2C protocol.
http://www.altera.com.cn/solutions/refdesigns/sys-sol/indust_mil/ref-i2c.html
======= 2005-04-01 18:23:41 You write£º=======
Hello All
I am a recruiter based in the UK - I am looking for a number of Digital
and Analog IC design and layout engineers for contract and permanent
work in Europe.
Apologies for this somewhat informal approach, but if anyone is looking
for work please do get in touch
Bruce Jones
bj at waconsultants.com
----- Original Message -----
From: "Frédéric Renet" f.renet at m...>
To: cores at o...
Date: Mon, 17 Jul 2000 11:32:38 +0200
Subject: Re: [oc] i2c project
= = = = = = = = = = = = = = = = = = = =
Robin Luo
Assistant FAE Manager(North)
Cytech Technology Ltd(Beijing Office)
Tel:13911045792
8610-82684280 Ext 205
Fax:8610-82684277
Web:http://www.cytech.com
>
> Hi Mr Renet, > > I 'd like to participate at your project. I am an ASIC designer, i 'd like to get involved in various design.
>
Hi to all, After some month of silence for both professional and personnal reasons i'm back. For I2C core the original idea was to use the block diagram from the motorola MBUS (found in the ColdFire Family) because it's quite clear and translate easily in states machine. I found that Xilinx (formely ColdRunner) had the same idea, and they offer a VHDL master/slave core in one of their application note but there is no information about license. It's really difficult (at least for me) to not reuse the code i've seen for this function, so the question is can we take the code from xilinx or is it worth to look at a different approach ? Frédéric Renet Mipsys 19c Av des Indes 91969 Les Ulis (France) Tel: +33 1 64 86 26 00 Fax: +33 1 64 86 26 09 |
![no use](https://cdn.opencores.org/img/pils_lt.png)
![no use](https://cdn.opencores.org/img/pil_lt.png)
![no use](https://cdn.opencores.org/img/pil_rt.png)
![no use](https://cdn.opencores.org/img/pils_rt.png)