1/1

|
Turbo Decoder
by vakaspr009 on Dec 13, 2014 |
vakaspr009
Posts: 2 Joined: Aug 13, 2014 Last seen: Nov 15, 2019 |
||
|
file name: trellis1_synth.vhd
ERROR: type conversion std_logic_vector is not allowed as a prefix for an slice name This error is raised while checking for syntax errors in trellis1_synth.vhd and the whole project file turoDec.vhd file. Suggest the solution to fix the error . |
|||
1/1

