OpenCores

1/1

i2c Slave verification by Nag13arjun on Nov 21, 2015			Nag13arjun Posts: 2 Joined: Oct 23, 2015 Last seen: Feb 16, 2016
Hello, I am designing UVM component for i2c protocol keeping slave as DUT (http://opencores.org/project,i2cslave). I have designed i2c Master agent, but i am not able to receive slave acknowledgement. I am guessing the problem would be wrt frequency adjustment. The slave design specifies " If you are using a clock frequency below 24MHz, then the macro for SDA_DEL_LEN will result in compile errors for i2cSlave.v you will need to hand tweak the SDA_DEL_LEN constant definition". However i want to keep bus speed at 400kpbs for which i have assign system clock speed at 6.4Mhz. Can anyone help me out regarding the issue? What has to be done so that i can proceed further? Hello, I am designing UVM component for i2c protocol keeping slave as DUT (http://opencores.org/project,i2cslave). I have designed i2c Master agent, but i am not able to receive slave acknowledgement. I am guessing the problem would be wrt frequency adjustment. The slave design specifies " If you are using a clock frequency below 24MHz, then the macro for SDA_DEL_LEN will result in compile errors for i2cSlave.v you will need to hand tweak the SDA_DEL_LEN constant definition". However i want to keep bus speed at 400kpbs for which i have assign system clock speed at 6.4Mhz. Can anyone help me out regarding the issue? What has to be done so that i can proceed further?

1/1

Browse