OpenCores
no use no use 1/1 no use no use
Random Test Program Generator
by kafka on Jul 4, 2016
kafka
Posts: 9
Joined: Nov 9, 2010
Last seen: May 12, 2018
There are many papers describing processor verification using static or dynamic Random Test Program Generators. Anybody know such kind of software available on the internet? I'm particulary interested in testing of some MIPS-like pipelines.
RE: Random Test Program Generator
by dgisselq on Jul 5, 2016
dgisselq
Posts: 247
Joined: Feb 20, 2015
Last seen: Oct 24, 2024
I'm personally not familiar with any such software, but I would love to become so. Please keep us posted regarding what you find!

Dan

RE: Random Test Program Generator
by Vj84529 on Jul 5, 2016
Vj84529
Posts: 1
Joined: Feb 16, 2013
Last seen: Jul 5, 2016
I maintain one for Synopsys' ARC family of processors. Not sure if there are any open source versions available. I doubt if there will be any. Given the complexities and customized specs involved, I think I would be difficult to generalise. Would be very much interested to know about one. Please keep posted.

However, I know of non open source versions in perl, systemverilog and c etc...
Systemverilog would be good as it supports constraints.
RE: Random Test Program Generator
by aikijw on Jul 6, 2016
aikijw
Posts: 76
Joined: Oct 21, 2011
Last seen: Jul 8, 2023
There are many papers describing processor verification using static or dynamic Random Test Program Generators. Anybody know such kind of software available on the internet? I'm particulary interested in testing of some MIPS-like pipelines.


I've used cocotb to generate some relatively complex test benches in the past...

http://potential.ventures/cocotb/

Have a look...

no use no use 1/1 no use no use
© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.