I am trying to write code for a cyclic code encoder in VHDL, but not able to visualize how to approach the problem. Right now all I have is an entity and a few diagrams showing my approach as too how I wan to build it. I anyone could help me out or point me in the right direction it would be really helpful.

How far I've gotten as of now