OpenCores
no use no use 1/1 no use no use
any help needed?
by Unknown on Sep 8, 2005
Not available!
Hi,
I'm a digital ASIC designer in the UK with a few spare cycles and was
wondering if anyone needed any help with an ongoing or new project (I
apologise if the cores forum is not quite the right one for this, if not can
you point me in the right direction).
I am currently working for a company doing some way-out-there
mostly back-end stuff, so would kind of like to maintain/enhance my
front-end design skills.

I've checked out the list of projects (I've often considered some of
them for commercial designs over the past few years), but most seem
to be at a pretty advanced or complete stage so I'm not sure I can
contribute much there.
I have a few ideas for a processor project of my own, but I'm not going
to be at a point to really start developing it for a few months yet -
more on this later :-)

Here's a quick 'resume' so you can determine if I'm any use to you!

Digital ASIC Design Engineer (Chartered Engineer)
Most of my experience in VHDL, with a little Verilog (but could do with
some practice on the verilog side!)
Experienced with all sorts of digital ASIC/FPGA design tools (ModelSim,
Cadence, Synopsys, Xilinx, etc).
Lead designer (digital) for several commercial designs, including a new
CPU design amongst others. Most of the recent stuff I've worked on has
been v. low power/cost designs
I have access to a range of commercial design tools (within reason of
not interfering with my companys business!)
Have studied and have a lot of interest in high performance
and 'different' processor/DSP architectures.
Not really a softy, but have a bit of previous there, so can hack out
some assembler code, perl or C/C++ if pushed!
Chief pedant when it comes to design strategy/docs! :-)

If I can be of any assistance, let me know.

Stuart.








any help needed?
by ghuber on Sep 10, 2005
ghuber
Posts: 1
Joined: Sep 1, 2005
Last seen: Jun 1, 2008
Stuart, In the past week I started the gh_vhdl_lib project. It is a collection of VHDL parts for use as building blocks to help in building larger blocks – if you can think of any designs that would be a useful addition to the library, let me know. George ----- Original Message ----- From: stuart_hoad at hotmail.comstuart_hoad at h...> To: Date: Thu Sep 8 11:11:46 CEST 2005 Subject: [oc] any help needed?
Hi,
I'm a digital ASIC designer in the UK with a few spare cycles and
was
wondering if anyone needed any help with an ongoing or new project
(I
apologise if the cores forum is not quite the right one for this,
if not can
you point me in the right direction).
I am currently working for a company doing some way-out-there
mostly back-end stuff, so would kind of like to maintain/enhance my
front-end design skills.
I've checked out the list of projects (I've often considered some
of
them for commercial designs over the past few years), but most seem
to be at a pretty advanced or complete stage so I'm not sure I can
contribute much there.
I have a few ideas for a processor project of my own, but I'm not
going
to be at a point to really start developing it for a few months yet
-
more on this later :-)
Here's a quick 'resume' so you can determine if I'm any use to you!
Digital ASIC Design Engineer (Chartered Engineer)
Most of my experience in VHDL, with a little Verilog (but could do
with
some practice on the verilog side!)
Experienced with all sorts of digital ASIC/FPGA design tools
(ModelSim,
Cadence, Synopsys, Xilinx, etc).
Lead designer (digital) for several commercial designs, including a
new
CPU design amongst others. Most of the recent stuff I've worked on
has
been v. low power/cost designs
I have access to a range of commercial design tools (within reason
of
not interfering with my companys business!)
Have studied and have a lot of interest in high performance
and 'different' processor/DSP architectures.
Not really a softy, but have a bit of previous there, so can hack
out
some assembler code, perl or C/C++ if pushed!
Chief pedant when it comes to design strategy/docs! :-)
If I can be of any assistance, let me know.
Stuart.




any help needed?
by Unknown on Sep 14, 2005
Not available!
hi. i'm working on an AI chip that could be implemented in FPGA. it is based in part on work by Rodney Brooks of MIT Mobile Robotics Lab. and in part on my own ideas. mail me for more info. ministry ----- Original Message ----- From: stuart_hoad at hotmail.comstuart_hoad at h...> To: Date: Thu Sep 8 11:11:46 CEST 2005 Subject: [oc] any help needed?
Hi,
I'm a digital ASIC designer in the UK with a few spare cycles and
was
wondering if anyone needed any help with an ongoing or new project
(I
apologise if the cores forum is not quite the right one for this,
if not can
you point me in the right direction).
I am currently working for a company doing some way-out-there
mostly back-end stuff, so would kind of like to maintain/enhance my
front-end design skills.
I've checked out the list of projects (I've often considered some
of
them for commercial designs over the past few years), but most seem
to be at a pretty advanced or complete stage so I'm not sure I can
contribute much there.
I have a few ideas for a processor project of my own, but I'm not
going
to be at a point to really start developing it for a few months yet
-
more on this later :-)
Here's a quick 'resume' so you can determine if I'm any use to you!
Digital ASIC Design Engineer (Chartered Engineer)
Most of my experience in VHDL, with a little Verilog (but could do
with
some practice on the verilog side!)
Experienced with all sorts of digital ASIC/FPGA design tools
(ModelSim,
Cadence, Synopsys, Xilinx, etc).
Lead designer (digital) for several commercial designs, including a
new
CPU design amongst others. Most of the recent stuff I've worked on
has
been v. low power/cost designs
I have access to a range of commercial design tools (within reason
of
not interfering with my companys business!)
Have studied and have a lot of interest in high performance
and 'different' processor/DSP architectures.
Not really a softy, but have a bit of previous there, so can hack
out
some assembler code, perl or C/C++ if pushed!
Chief pedant when it comes to design strategy/docs! :-)
If I can be of any assistance, let me know.
Stuart.




no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.