OpenCores
no use no use 1/1 no use no use
Project Name: Synchronous-DRAM Controller
by Unknown on Sep 5, 2006
Not available!
----- Original Message ----- From: "Jean-Francois.Biziere + etude.meea" biziere at i...> To: cores at o... Date: Thu, 30 Mar 2000 09:31:23 +0200 Subject: [oc] Project Name: Synchronous-DRAM Controller
Hello, I am fourth years student in electronic engineering. I am in training period. I am in charge to design a nano-automate. In this application I need a SDRAM so I need a SDRAM Controller too. I am extremely interested in your product and I would like to get as soon as possible more information. Example: Is it possible to have the Synchronous-DRAM Controller in verilog model? Is it available now? and what is its cost (perhaps free)? ----------------------------------------------------- This mail sent through IMP: http://web.horde.org/imp/



no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.