OpenCores
no use no use 1/1 no use no use
SPDIF: serial signal convert to parallel signal
by Unknown on Sep 18, 2006
Not available!
Anyone has this core? I want to convert SPDIF signal to parallel
signal. It means that after converting SPDIF signal , the output has 3
line:
.continous serial clock
.word select
.Parallel data.

And is there the program that convert VHDL to Verilog ?

no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.