1/1 
|
T51 core questions
by Unknown on Nov 14, 2006 |
Not available! | ||
|
Hello all,
i'm trying to get the T51 core ( http://www.opencores.org/projects.cgi/
web/t51/overview ) to work. I've added all the VHDL files from the CVS
to my project. Then i created a simple test program which sets port 1 to
0x0F:
[code]
#include
void main()
{
P1 = 0x0F;
while(1);
}
[/code]
I compiled this code with C51 from Keil, selected target device intel's
8052AH. With the hex2rom code i created a vhdl rom file, paramater set
13b8s".
I connected the led's on the S3board to P1 and connected the clock to
the clock input. After loading the design in the fpga all the led's are
burning.
So i'm doing something wrong but can't figure out what it is. Does
anyone have an idea?
The hardware i'm using is the S3board from digilent with a spartan 3
xc3s200 ft256 FPGA and the synthesis tool is xilinx ise webpack 8.2
|
|||
|
T51 core questions
by Unknown on Nov 15, 2006 |
Not available! | ||
|
baggeraap at gmail.com wrote:
So i'm doing something wrong but can't figure out what it is. Does
I'm looking into my crystal ball.... does the number 7 or the name "Jim"
mean anything to you? ...
But seriously, could be a million things.
First thing I'd do is hook up chipscope (is that the Xilinx version of
Altera's SignalTap?) and look at what the T51 address and data buses are
doing. Is the core running? Is it vectoring to the right address after
reset? Is a fetch fetching the code bytes you expect? That's a good
place to start.
BTW I'm assuming you've already got a simple (non-T51) projects running
on this board - including lighting the LEDs in question?
Regards,
--
Mark McDougall, Engineer
Virtual Logic Pty Ltd, http://www.vl.com.au>
21-25 King St, Rockdale, 2216
Ph: +612-9599-3255 Fax: +612-9599-3266
anyone have an idea? |
|||
|
T51 core questions
by Unknown on Nov 15, 2006 |
Not available! | ||
|
baggeraap at gmail.com wrote:
I've started to read the VHDL code and noticed that reset is active low.
Yes, you need to be careful because a lot of the soft-cores don't
implement the physical interface on the real chip. For instance, I had
to place a wrapper around the T80 core get 'real pin' signals.
Regards,
--
Mark McDougall, Engineer
Virtual Logic Pty Ltd, http://www.vl.com.au>
21-25 King St, Rockdale, 2216
Ph: +612-9599-3255 Fax: +612-9599-3266
That was strange to me cause the 8052 datasheet says it's active high. So after i tied the reset to vcc my program worked :) |
|||
|
T51 core questions
by Unknown on Nov 15, 2006 |
Not available! | ||
|
Thanks for your reply,
I've started to read the VHDL code and noticed that reset is active low.
That was strange to me cause the 8052 datasheet says it's active high.
So after i tied the reset to vcc my program worked :)
----- Original Message -----
From: Mark McDougallmarkm at v...>
To:
Date: Wed Nov 15 00:26:13 CET 2006
Subject: [oc] T51 core questions
baggeraap at gmail.com wrote:
> So i'm doing something wrong but can't figure out what it is.
Does
> anyone have an idea?
I'm looking into my crystal ball.... does the number 7 or the name
"Jim"
mean anything to you? ...
But seriously, could be a million things.
First thing I'd do is hook up chipscope (is that the Xilinx version
of
Altera's SignalTap?) and look at what the T51 address and data
buses are
doing. Is the core running? Is it vectoring to the right address
after
reset? Is a fetch fetching the code bytes you expect? That's a good
place to start.
BTW I'm assuming you've already got a simple (non-T51) projects
running
on this board - including lighting the LEDs in question?
Regards,
--
Mark McDougall, Engineer
Virtual Logic Pty Ltd, http://www.vl.com.au>
21-25 King St, Rockdale, 2216
Ph: +612-9599-3255 Fax: +612-9599-3266
|
|||
1/1