OpenCores
no use no use 1/1 no use no use
interfacing ocidec3 to avalon bus
by Unknown on Nov 19, 2006
Not available!
Hi,

I am trying to interface the ocidec3 into an avalon SOPC component.
The architectures seem similar and I have made some educated guesses
at the signals but I still need to figure some of them out. Thank you in
advance for any help.

interfacing ocidec3 to avalon bus
by Unknown on Nov 20, 2006
Not available!
redwv57 at yahoo.com wrote:
I am trying to interface the ocidec3 into an avalon SOPC component.
The architectures seem similar and I have made some educated guesses
at the signals but I still need to figure some of them out. Thank you in
advance for any help.
wb_clk_i clk arst_i reset_n wb_rst_i export wb_cyc_i chipselect wb_stb_i chipselect wb_ack_o waitrequest_n wb_try_o export wb_err_o export wb_adr_i address wb_dat_i writedata wb_dat_o readdata wb_sel_i byteenable wb_we_i write wb_inta_o irq wb_dma_req_o export wb_dma_done export Ignore the warning about using 'chipselect' twice. The dma signals can be wired directly to a DMA controller. Regards, -- Mark McDougall, Engineer Virtual Logic Pty Ltd, http://www.vl.com.au> 21-25 King St, Rockdale, 2216 Ph: +612-9599-3255 Fax: +612-9599-3266
no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.