OpenCores
no use no use 1/1 no use no use
OR1200 based SOC
by Unknown on Dec 3, 2003
Not available!
Damjan,

I certainly don't have the talent to develop mixed or analog block. I
rather prefer to used pre-build IP blocks. More or less an already
develop GDS-II file to be included into a design.

Regards,
Richard

On Tue, 2003-12-02 at 20:19, Damjan Lampret wrote:
Richard, integrating mixed signal blocks into ICs or developing mixed signal blocks themselves? See difference between a block and an IC - a block is a soft/hard core. regards, Damjan ----- Original Message ----- From: "Richard Prescott" rip@step.polymtl.ca> To: openrisc@opencores.org> Sent: Tuesday, December 02, 2003 9:20 PM Subject: RE: [openrisc] OR1200 based SOC
> Thanks for your inputs. I just want to know if someone have experience
> with mixed-signal ICs...
>
>
> On Tue, 2003-12-02 at 14:43, Brian Korsedal wrote:
> It's called a mixed-signal IC. They have analog and digital components.

for 10/100 ethernet, you could probably just use a high speed ADC/DAC and
some digital circuitry. I think that gigabit copper transmits multiple
signals at 125 Mhz, so you should also be able to use high speed ADC/DAC's
for gigabit ethernet, but I think that there are more efficent ways of doing
this.
> > I have digital ASIC/FPGA experience but no mixed-signal. > -Brian > > > -----Original Message----- > From: owner-openrisc@opencores.org on behalf of Richard Prescott > Sent: Tue 12/2/2003 11:32 AM > To: openrisc@opencores.org > Cc: > Subject: Re: [openrisc] OR1200 based SOC > Hello everyones! > > Excuses my ignorances (I am a Soft. Eng. not an Elect. Eng.) does anyone > has put analog ip in a chips ? How does it works ? Does it works ? I > will understand that putting a Ethernet PHY might be noisy but DAC and > ADC are envisageable no ? > > Video chip isn't this kind of stuff ? > > What do you think ? > > Thanks > > Richard > > > On Mon, 2003-12-01 at 19:55, Damjan Lampret wrote:
> > Hey !
> >
> > This is already old news but I was busy and only now managed to put

more
> > information on-line. If you want to read about OpenRISC OR1200 based

SOC go
> > here: http://www.opencores.org/projects/or1k/Silicon > > > > The SOC has 32-bit PCI I/F, Ethernet MAC 10/100, UART16550, memory > > controller and it runs Embedded Microcontroller Linux. The next thing

to run
> > on the chip is eCos (already ported for some time) and Linux (just

freshly
> > ported). Anyones knows EETimes editors supporting open source? ;-)
> >
> > By the way I'm in California between Dec 8th 2003 and Dec 15th. Anyone

wants
> > to see a live demo, send me an email.
> >
> > regards,
> > Damjan
> >
> > --
> > To unsubscribe from openrisc mailing list please visit
http://www.opencores.org/mailinglists.shtml
> >

>
>
> --
> To unsubscribe from openrisc mailing list please visit
http://www.opencores.org/mailinglists.shtml
>
>
>

>
>
> --
> To unsubscribe from openrisc mailing list please visit
http://www.opencores.org/mailinglists.shtml -- To unsubscribe from openrisc mailing list please visit http://www.opencores.org/mailinglists.shtml




no use no use 1/1 no use no use
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.