OpenCores
no use no use 1/1 no use no use
Width of wishbone on OR1200
by Unknown on Dec 11, 2003
Not available!
Hey ! It's 32 bits wide. regards, Damjan ----- Original Message ----- From: "Brian Korsedal" BKorsedal@bms-inc.com> To: "List about OpenRISC cores,free microprocessors" openrisc@opencores.org> Sent: Friday, December 12, 2003 6:32 PM Subject: [openrisc] Width of wishbone on OR1200
Hi, I'm writing a core to interface with an OR1200 processor inside an FPGA. I was wondering what is the data width on the wishbone bus? Is it 8,16 or 32 bits wide? Thanks, Brian _______________________________________________ http://www.opencores.org/mailman/listinfo/openrisc



Width of wishbone on OR1200
by Unknown on Dec 12, 2003
Not available!
Hi,

I'm writing a core to interface with an OR1200 processor inside an FPGA.
I was wondering what is the data width on the wishbone bus? Is it 8,16
or 32 bits wide?

Thanks,

Brian

no use no use 1/1 no use no use
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.