OpenCores
no use no use 1/1 no use no use
simulator: write out of memory problem with Tremor
by Unknown on May 12, 2004
Not available!
Hello everybody,

I have a problem when I want to simulate Tremor , take a look:

hod 116% or32-uclinux-sim -f sim.cfg tremor.or32
Reading script file from 'sim.cfg'...
Verbose on, simdebug off, interactive prompt off
Machine initialization...
Clock cycle: 100ns
Data cache present.
Insn cache tag present.
BPB simulation off.
BTIC simulation off.

Building automata... done, num uncovered: 0/212.
Parsing operands data... done.
loadcode: filename tremor.or32 startaddr=0 virtphy_transl=0
Not COFF file format
ELF type: 0x0002
ELF machine: 0x8472
ELF version: 0x00000001
ELF sec = 17
Section: .text, vaddr: 0x01000074, paddr: 0x01000074, offset:
0x00000074, size: 0x0002f978
EXCEPTION: write out of memory (32-bit access to 01000074)
Exception 0x200 (Bus Error) at 0x0, EA: 0x0, ppc: 0x0, npc: 0x0, #0
EXCEPTION: write out of memory (32-bit access to 01000078)
Exception 0x200 (Bus Error) at 0x0, EA: 0x0, ppc: 0x0, npc: 0x0, #0
..
/* I've got many execption till this */
..
Exception 0x200 (Bus Error) at 0x0, EA: 0x0, ppc: 0x0, npc: 0x0, #0
EXCEPTION: write out of memory (32-bit access to 0103cbb8)
Exception 0x200 (Bus Error) at 0x0, EA: 0x0, ppc: 0x0, npc: 0x0, #0
Section: .ctors, vaddr: 0x0103cbbc, paddr: 0x0103cbbc, offset:
0x0003abbc, size: 0x00000004
EXCEPTION: write out of memory (32-bit access to 0103cbbc)
Exception 0x200 (Bus Error) at 0x0, EA: 0x0, ppc: 0x0, npc: 0x0, #0
Section: .dtors, vaddr: 0x0103cbc0, paddr: 0x0103cbc0, offset:
0x0003abc0, size: 0x00000004
EXCEPTION: write out of memory (32-bit access to 0103cbc0)
Exception 0x200 (Bus Error) at 0x0, EA: 0x0, ppc: 0x0, npc: 0x0, #0
WARNING: dependstats stats must be enabled to do history analisis.
Resetting 1 UART(s).
UART0 at 0x90000000 uses 0
WARNING: Keyboard has problems with RX file stream.
NOTE : ata_device, using device type FILE.
file /tmp/sim_atadev0 already exists. Using existing file.
ata_device_debug: requested filesize was: 1 (MBytes).
ata_device_debug: actual filesize is: 1 (MBytes).
NOTE : ata_device, using type NO_CONNECT.
ata_device_debug: ata_devices_hw_reset.
setting status register BSY 0x80
Resetting Tick Timer.
Resetting Power Management.
Resetting PIC.
Starting at 0x00000000
Exception 0x100 (Reset) at 0x0, EA: 0x0, ppc: 0x0, npc: 0x4, #0



I guess there's not enough memory space to fill Tremor in OR1200
architecture but I don't manage to modify sim.cfg to get a good
simulation. I've always got these very long exceptions.

If someone can help me, thanks in advance

FAF19
simulator: write out of memory problem with Tremor
by Unknown on May 12, 2004
Not available!
* jfafinski@hotmail.com (jfafinski@hotmail.com) wrote:
Hello everybody,

I have a problem when I want to simulate Tremor , take a look:

hod 116% or32-uclinux-sim -f sim.cfg tremor.or32
Reading script file from 'sim.cfg'...
Verbose on, simdebug off, interactive prompt off
Machine initialization...
Clock cycle: 100ns
Data cache present.
Insn cache tag present.
BPB simulation off.
BTIC simulation off.

Building automata... done, num uncovered: 0/212.
Parsing operands data... done.
loadcode: filename tremor.or32 startaddr=0 virtphy_transl=0
Not COFF file format
ELF type: 0x0002
ELF machine: 0x8472
ELF version: 0x00000001
ELF sec = 17
Section: .text, vaddr: 0x01000074, paddr: 0x01000074, offset:
0x00000074, size: 0x0002f978


i don't know how you configured the simulator, but if you have a default
config, there is no memory section at 0x01000074...

so you may change the sim.cfg (though you'll still need some code at
0x100, that's the entry for or32). but i guess you need to
change paddr (physical address) in the elf file header.

the code is loaded to paddr address of section so you may also
change the default linker script with one to put sections at right
addresses. (please take a look at orpmon, or
linux/arc/or32/vmlinux.lds for some examples.)

regards,
p.

no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.