OpenCores
no use no use 1/1 no use no use
about icache
by Unknown on Jun 26, 2004
Not available!
* kevin_sun_buaa2@hotmail.com (kevin_sun_buaa2@hotmail.com) wrote:
Hi all,
i have succeed in running uclinux and orpmon on my cyclone board
with data cache opened, but if i have the instruction cache opened,
both of them failed to run. but the "hello-world" program can run as
good as usual. why would this happened? it seemed that with icache
opened, only a little code can be executed.


can you give more details what happens... i have uclinux and
orpmon running on or32 with icache & dcache without a problem.

regards,
p.

about icache
by Unknown on Jun 26, 2004
Not available!
Hi all,
i have succeed in running uclinux and orpmon on my cyclone board
with data cache opened, but if i have the instruction cache opened,
both of them failed to run. but the "hello-world" program can run as
good as usual. why would this happened? it seemed that with icache
opened, only a little code can be executed.

Thanks

kevin sun

about icache
by Unknown on Jun 26, 2004
Not available!
Hi in orpmon, i changed the #define IC_ENABLE 0 #define IC_SIZE 8192 #define DC_ENABLE 0 #define DC_SIZE 8192 to #define IC_ENABLE 0 #define IC_SIZE 4096 #define DC_ENABLE 1 #define DC_SIZE 4096 then, the orpmon can boot and print "Bender Monitor (type 'help' for help)". but when i changed it to: #define IC_ENABLE 1 #define IC_SIZE 4096 #define DC_ENABLE 0 #define DC_SIZE 4096 nothing was printed. the spr SR is 0x00008211, and the UPR is 0x767. in uclinux, i change the #define ICACHE 1 #define DCACHE 1 #define IC_SIZE 8192 #define IC_LINE 16 #define DC_SIZE 8192 #define DC_LINE 16 to #define ICACHE 0 #define DCACHE 1 #define IC_SIZE 4096 #define IC_LINE 16 #define DC_SIZE 4096 #define DC_LINE 16 then, the uclinux can boot, but when i changed it to #define ICACHE 1 #define DCACHE 0 #define IC_SIZE 4096 #define IC_LINE 16 #define DC_SIZE 4096 #define DC_LINE 16 nothing was printed. in hello-world, i copy some codes from uclinux which is used to make icache enabled to the reset.S, and it can print "hello world!!!". ----- Original Message ----- From: Matjaz Breskvarphoenix@o...> To: Date: Sat Jun 26 13:44:26 CEST 2004 Subject: [openrisc] about icache
* kevin_sun_buaa2@h... (kevin_sun_buaa2@h...) wrote:
> Hi all,
> i have succeed in running uclinux and orpmon on my cyclone

board
> with data cache opened, but if i have the instruction cache

opened,
> both of them failed to run. but the "hello-world"

program can run as
> good as usual. why would this happened? it seemed that with

icache
> opened, only a little code can be executed.

can you give more details what happens... i have uclinux and
orpmon running on or32 with icache & dcache without a problem.
regards,
p.



about icache
by Unknown on Jun 26, 2004
Not available!
hi in orpmon, i changed the #define IC_ENABLE 0 #define IC_SIZE 8192 #define DC_ENABLE 0 #define DC_SIZE 8192 to #define IC_ENABLE 0 #define IC_SIZE 4096 #define DC_ENABLE 1 #define DC_SIZE 4096 then, the orpmon can boot and print "Bender Monitor (type 'help' for help)". but when i changed it to: #define IC_ENABLE 1 #define IC_SIZE 4096 #define DC_ENABLE 0 #define DC_SIZE 4096 nothing was printed. the spr SR is 0x00008211, and the UPR is 0x767. in uclinux, i change the #define ICACHE 1 #define DCACHE 1 #define IC_SIZE 8192 #define IC_LINE 16 #define DC_SIZE 8192 #define DC_LINE 16 to #define ICACHE 0 #define DCACHE 1 #define IC_SIZE 4096 #define IC_LINE 16 #define DC_SIZE 4096 #define DC_LINE 16 then, the uclinux can boot, but when i changed it to #define ICACHE 1 #define DCACHE 0 #define IC_SIZE 4096 #define IC_LINE 16 #define DC_SIZE 4096 #define DC_LINE 16 nothing was printed. in hello-world, i copy some codes from uclinux which is used to make icache enabled to the reset.S, and it can print "hello world!!!". thank you. kevin ----- Original Message ----- From: Matjaz Breskvarphoenix@o...> To: Date: Sat Jun 26 13:44:26 CEST 2004 Subject: [openrisc] about icache
* kevin_sun_buaa2@h... (kevin_sun_buaa2@h...) wrote:
> Hi all,
> i have succeed in running uclinux and orpmon on my cyclone

board
> with data cache opened, but if i have the instruction cache

opened,
> both of them failed to run. but the "hello-world"

program can run as
> good as usual. why would this happened? it seemed that with

icache
> opened, only a little code can be executed.

can you give more details what happens... i have uclinux and
orpmon running on or32 with icache & dcache without a problem.
regards,
p.



no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.