OpenCores
no use no use 1/1 no use no use
RTL simulation
by Unknown on Jan 26, 2005
Not available!
Dear Sir,

I am trying to run RTL simulation using the run_rtl_regression script
in NCVerilog.
I have compiled and built the sw testcases using the run-sw script.
It is giving me a translation error as follows (ncprep error).

ncvlog: *E,NOBIND: no rule to search for instance
'i_uart_sync_flops::uart_sync_flops'.
Total errors/warnings found outside modules and primitives:
errors: 1, warnings: 0
ncprep: *E,VLGERR: Error during parsing (status 1), exiting.
Translation Failed!

Has anyone come across this error?
Is it due to wrong version being checked out of the cvs?
Iam running this on a solaris machine. Could that be a reason for it
not generating the required bind.lst file?
Any help is very much appreciated.
Thanks in advance
Sona




RTL simulation
by Unknown on Jan 27, 2005
Not available!
Check the verilog file list and directory related UART. Maybe, you need some change. On Wed, 26 Jan 2005 00:56:00 +0100, sonatomy@yahoo.com sonatomy@yahoo.com> wrote:
Dear Sir, I am trying to run RTL simulation using the run_rtl_regression script in NCVerilog. I have compiled and built the sw testcases using the run-sw script. It is giving me a translation error as follows (ncprep error). ncvlog: *E,NOBIND: no rule to search for instance 'i_uart_sync_flops::uart_sync_flops'. Total errors/warnings found outside modules and primitives: errors: 1, warnings: 0 ncprep: *E,VLGERR: Error during parsing (status 1), exiting. Translation Failed! Has anyone come across this error? Is it due to wrong version being checked out of the cvs? Iam running this on a solaris machine. Could that be a reason for it not generating the required bind.lst file? Any help is very much appreciated. Thanks in advance Sona _______________________________________________ http://www.opencores.org/mailman/listinfo/openrisc


RTL simulation
by ZhengWei on Jan 27, 2005
ZhengWei
Posts: 2
Joined: Sep 29, 2017
Last seen: Oct 11, 2017
Dear Sir, Here is your problem: ncvlog: *E,NOBIND: no rule to search for instance 'i_uart_sync_flops::uart_sync_flops'. Total errors/warnings found outside modules and primitives: errors: 1, warnings: 0 ncprep: *E,VLGERR: Error during parsing (status 1), exiting. Translation Failed! You can edit the ./orp_soc/sim/bin/nc.scr, add one line below "+incdir+../../rtl/verilog/uart16550" as: ../../rtl/verilog/uart16550/uart_sync_flops.v Everything will be OK. ¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡Zheng Wei ¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡zhengw@isee.zju.edu.cn ¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡¡2005-01-27
RTL simulation
by Unknown on Jan 28, 2005
Not available!
You indeed do need a change. For some reason, a few files were missing in the verilog file list. (Compare with the directory checked out). You need to include them to run the simulation. Thanks, Farhan ----- Original Message ----- From: Kyeong Bong Hakyeongbong.ha@g...> To: Date: Thu Jan 27 01:10:19 CET 2005 Subject: [openrisc] RTL simulation
Check the verilog file list and directory related UART. Maybe, you need some change. On Wed, 26 Jan 2005 00:56:00 +0100, sonatomy@y... sonatomy@y...> wrote:
> Dear Sir,
>
> I am trying to run RTL simulation using the run_rtl_regression

script
> in NCVerilog.
> I have compiled and built the sw testcases using the run-sw

script.
> It is giving me a translation error as follows (ncprep error).
>
> ncvlog: *E,NOBIND: no rule to search for instance
> 'i_uart_sync_flops::uart_sync_flops'.
> Total errors/warnings found outside modules and primitives:
> errors: 1, warnings: 0
> ncprep: *E,VLGERR: Error during parsing (status 1), exiting.
> Translation Failed!
>
> Has anyone come across this error?
> Is it due to wrong version being checked out of the cvs?
> Iam running this on a solaris machine. Could that be a reason

for it
> not generating the required bind.lst file? > Any help is very much appreciated. > Thanks in advance > Sona > > _______________________________________________ > http://www.opencores.org/mailman/listinfo/openrisc >




no use no use 1/1 no use no use
© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.