1/1

|
Board file for ORPSOCv2
by daisordan on Aug 28, 2012 |
daisordan
Posts: 16 Joined: Aug 6, 2012 Last seen: Mar 21, 2013 |
||
|
Hi all
I am using ORPSOCv2 (Virtual box image provided by opencore) under uBuntu linux. I have successfully run the ORPSOCv2 example (or1200-cbasic) to get .log, .vcd ,.elf and .vMEM files. Now I would like to run a test for SDRAM. Under the SDRAM sim folder(orpsocv2/sw/tests/sdram/sim) I have: Makefile,sdram.h,sdram-bankrows.c,sdram-banks.c,sdram-cols.c,sdram-rows.c Therefore I change the makefile(testbench,which is inside orpsocv2/sim/bin/) to #Need this for individual test variable to not break TEST ?= sdram-rows TEST ?=sdram-rows\ sdram-bankrows\ sdram-banks \ sdram-cols \ sdram-rows Then I type: make rtl-test test=sdram-rows vcd=1 in the terminal. And it say error:SDRAM_ROW_SIZE undeclared,SDRAM_NUM_ROWS_PER_BANK undeclared.... In the SDRAM sim folder, it doesnt contain the board file (.S). Do it need to write by myself?To declare the size. I am confusing about the makefile(testbench)inside ORPSOCv2, for example if I wanna simulate the OR1200 processor, do I have to write all the modules in the makefile "TEST ?=" ?And move all modules to sw/tests/or1200 folder? I have look through the user guide and it said the external module using the opencores structure should be put under each boards modules directory. But I noticed that the OR1200 RTL module is under rtl/verilog/or1200 folder. I have written a .c file and put in sw/tests/try/sim folder. Then I type: make rtl-test test=test-ctesting and I come out errors again Could anyone can help me with those questions? I have stuck at this for a few days :( Dan |
|||
|
RE: Board file for ORPSOCv2
by daisordan on Aug 28, 2012 |
daisordan
Posts: 16 Joined: Aug 6, 2012 Last seen: Mar 21, 2013 |
||
|
As I know ORPSOC are to be run on hardware, therefore it need to contain a board file to set up the environment variable. But in this stage, I havent choose any board to use yet.
|
|||
1/1

