OpenCores

1/1

VHDL testbench Help by saraershadi on Jan 26, 2013			saraershadi Posts: 1 Joined: Sep 10, 2009 Last seen: Jul 31, 2016
Hi all, I want to test a module in VHDL text bench . I want to reda from file and write the result to a text file. How can I do it with text file in VHDL test bench . Thanks alot Hi all, I want to test a module in VHDL text bench . I want to reda from file and write the result to a text file. How can I do it with text file in VHDL test bench . Thanks alot

1/1

Browse