OpenCores
no use no use 1/1 no use no use
DDR2 controller With AXI Interface
by gunda430 on Mar 25, 2014
gunda430
Posts: 18
Joined: Jul 19, 2013
Last seen: Oct 26, 2015
Hi All,

I have modified the Existing OR1200 Bus Interface Units(Instruction and Data) from WISHBONE to AXI(source from ORPSOCV2 from opencores). So now the OR1200 Processor's External Interface is in AXI.

Now I want to take my design to FPGA(Virtex5 ml505) for that I need a DDR2 controller with AXI Interface.

Please Suggest me where I can get a AXI based DDR2 controller so that I can use it and processor will communicate with DDR2 in AXI.
RE: DDR2 controller With AXI Interface
by stekern on Mar 25, 2014
stekern
Posts: 84
Joined: Apr 28, 2009
Last seen: Nov 10, 2016
Doesn't the Xilinx MIG DDR2 controllers have an axi interface?
RE: DDR2 controller With AXI Interface
by gunda430 on Mar 25, 2014
gunda430
Posts: 18
Joined: Jul 19, 2013
Last seen: Oct 26, 2015
Hi Stekern,

In Xilinx MIG AXI is not supported for Virtex-5.

Thanks,
Karthik.
no use no use 1/1 no use no use
© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.