



Performance counters
by adamhusar on May 2, 2014 |
adamhusar
Posts: 1 Joined: Jul 8, 2008 Last seen: Feb 2, 2017 |
||
Hello,
I would like to as what is the status of performance counters in Open RISC (They are described e.g. in chapter 11 Performance Counters Unit of OpenRISC 1000 Architecture Manual). These registers have constants defined and these constants can be used in source code. I also found out that or1ksim has probably support for it, but when I downloaded verilog code from: http://opencores.org/ocsvn/openrisc/openrisc/trunk/or1200, there is this line: `define OR1200_UPR_PCUP 1'b0 // Performance counters not present and when I tried to write something to the registers when simulating the RTL, I read back always 0. Does someone know what is the status of these perfomance counters, whether they are planned to be implemented, or am I looking at the wrong source code. Thank you Adam |



