



Is there an open RISC64 arcitecture or simulator?
by ptb on Dec 13, 2014 |
ptb
Posts: 4 Joined: Oct 22, 2014 Last seen: Feb 27, 2021 |
||
Or1k seems to be 32-bit. Is it so?
I'm interested in a 64-bit register architecture, particularly a C simulator. Is there anything here that does that? I'd really welcome the standard RISC64 registers together with some of the 64-bit instructions (not including unaligned load and store, of course, for the well-known reason). I particularly want the coprocessor registers .. status and its friends, with the standard copies of the control bit fields that get used when one goes into an interrupt. That all seems to be done in a short "supervisor mode register" here, with no copy-space defined. Should I just try modifying the register integer type in or1ksim for starters? Regards PTB |



