OpenCores
no use no use 1/1 no use no use
Image processing
by halimfutuwijaya1 on Jan 11, 2015
halimfutuwijaya1
Posts: 1
Joined: Jan 11, 2015
Last seen: Apr 7, 2015
hi
im newbie in using fpga, i have a problem to input image to fpga, can anyone help me read an image in fpga using verilog language?? or the other solution for read image in fpga , for your information, im using spartan 6 development board
RE: Image processing
by richard_vlamynck on Jan 12, 2015
richard_vlamynck
Posts: 31
Joined: Sep 15, 2008
Last seen: Jan 24, 2016
hi
im newbie in using fpga, i have a problem to input image to fpga, can anyone help me read an image in fpga using verilog language?? or the other solution for read image in fpga , for your information, im using spartan 6 development board


Hi,

If I understand your question correctly, you are saying that you have a verilog design and you want to load that same verilog design into a Spartan6 fpga.

You can not load the verilog directly into your Spartan6. First, you must synthesize the verilog and convert it into a bitstream. You do this by using Xilinx ISE Design Suite.

http://www.xilinx.com/products/design-tools/ise-design-suite.html

After you have the bitstream, then you download the bitstream using the Xilinx Platform Cable USB II. The Platform Cable connects your Host PC to your Development board.

http://www.xilinx.com/products/boards-and-kits/board-accessories.html

You should have received a download cable and a ISE cd/dvd with your spartan6 development kit. If not, then you need to get them.

A good place for you to start is the online training at Xilinx, I recommend the Self-Paced Tutorial on the ISE Design Suite, found at this url:

http://www.xilinx.com/training/

I hope that helps,
Good Luck
Richard.




no use no use 1/1 no use no use
© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.