



ASIC Synthesizing of MINSOC
by mahdad1 on Jan 14, 2015 |
mahdad1
Posts: 2 Joined: Jan 2, 2015 Last seen: Jan 16, 2015 |
||
Dear All,
I synthesized MINSOC on TSMC 180nm technology with design vision. The area is about 5.5mm*5.5mm (the area of the OR1200 core is about 2.5mm*2.5mm). I think it is very large. I used genreric definitions from the defines file wherever required and synthesis seems correct. Does anyone here have any idea about the area of an ASIC implementation of opencores MINSOC on 180nm or any other technologies? |



