



Design compiler synthesis or1200
by zhaodan on Nov 5, 2015 |
zhaodan
Posts: 1 Joined: May 2, 2013 Last seen: Jun 20, 2022 |
||
Hi all
When synthesis the or1200 in design compiler, there are so many different kind of memory, which one should be included in the verilog file list? Has anyone synthesized or1200 by design compiler? Who can share the synthesis scripts? |



