



Timer interrupt even when SPR[IEE] disabled
by DavidsonDFGL on May 17, 2018 |
DavidsonDFGL
Posts: 2 Joined: May 17, 2018 Last seen: Oct 16, 2019 |
||
Hi,
I'm making a port from an x86 operating system to or1k, but I'm facing some problems with the timer. Maybe I do not understand very well, but how could I just mask timer interrupts? I thought that setting the SPR[TEE] bit to 0/1 would do it, but it turns out that when I set the TEE bit I get a timer interrupt right away, regardless of the SPR[IEE] value. So my question is: should I really get a timer interrupt when I activate the TEE regardless of the IEE value? if so, how would I make the timer not trigger interrupts when interrupts should be disabled? maybe disable it via TTMR? Cheers, Davidson. |



