OpenCores
Home » All forums » Other » Mixed Simulation VHDL/Verilog using only Opensource tools
no use no use 1/1 no use no use
Mixed Simulation VHDL/Verilog using only Opensource tools
by sebx86 on Jun 18, 2009 		sebx86
Posts: 11
Joined: Sep 19, 2008
Last seen: May 16, 2020
Hi everybody,

I'd like to know if someone has already made a simulation of a design (mixed VHDL/Verilog) using the 2 opensource simulators (GHDL and Icarus). Is it possible ?

Many Thanks
no use no use 1/1 no use no use
© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.