OpenCores
no use no use 1/1 no use no use
Wishbone to MIG interface
by pbaker on Apr 5, 2011
pbaker
Posts: 1
Joined: Sep 9, 2010
Last seen: Jun 1, 2011
I have submitted a new project for a Wishbone compliant wrapper for Xilinx's Memory Interface Generator which permits bursting access to the memory. Attached is the initial paper, comments and suggestions are welcome.
WB2MIG.pdf (118 kb)
no use no use 1/1 no use no use
© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.