1/1
set up and hold time
by bdu_vlsi on Dec 9, 2011 |
bdu_vlsi
Posts: 3 Joined: May 27, 2009 Last seen: Oct 3, 2013 |
||
Hi
when we get negative slack (Setup violation)how do we rectify the same. i am working on FPGAs xilinx V4. thanks Bdu |
1/1