OpenCores
no use no use 1/1 no use no use
Wishbone bus
by sidharth.sankar77 on Jun 21, 2013
sidharth.sankar77
Posts: 1
Joined: Jun 19, 2013
Last seen: Nov 5, 2014
How wishbone bus is portable across all platforms like FPGA or ASIC ?
RE: Wishbone bus
by moogyd on Aug 25, 2013
moogyd
Posts: 15
Joined: Nov 22, 2008
Last seen: Jun 26, 2019
Yes

It is written in technology dependent RTL, so you can synthesize to any technology you like.

Steven
no use no use 1/1 no use no use
© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.