OpenCores

1/1

Network-On-Chip Implementing the Token Flow Control Router Architecture With Swing-Reduced Interconnects by najima on Sep 25, 2013			najima Posts: 2 Joined: Sep 22, 2013 Last seen: Jul 28, 2014
hi guys i am doing my me project.can u guys help me to write verilog code for 88 mesh network. And i have small problem when build some changes into my project. my modification is try to allocate free space buffers but the problem is when i do this the time delay increases which make my operation get slow down . . . plz give some idea to overcome this problem . . or give some idea about any other changes .. need verilog coding for my project any suggestion about it?? here included my abstract. .. if any one have experience in this field plz do help me[q]<a href="uploads/1380129227_Abstract.docx">Abstract.docx</a> (11 kb)[/q] hi guys i am doing my me project.can u guys help me to write verilog code for 88 mesh network. And i have small problem when build some changes into my project. my modification is try to allocate free space buffers but the problem is when i do this the time delay increases which make my operation get slow down . . . plz give some idea to overcome this problem . . or give some idea about any other changes .. need verilog coding for my project any suggestion about it?? here included my abstract. .. if any one have experience in this field plz do help me Abstract.docx (11 kb)

1/1

Browse