![no use](https://cdn.opencores.org/img/pils_lt.png)
![no use](https://cdn.opencores.org/img/pil_lt.png)
![no use](https://cdn.opencores.org/img/pil_rt.png)
![no use](https://cdn.opencores.org/img/pils_rt.png)
OpenMSP430 unified Memory
by hansiglaser on Jun 3, 2014 |
hansiglaser
Posts: 1 Joined: Aug 7, 2009 Last seen: Jan 19, 2016 |
||
Hi!
I've got some space constraints for a test chip and wanted to know, if its possible to use one memory cell (e.g. 8k x 16) for both, the DRAM and PRAM? Thanks Hansi |
RE: OpenMSP430 unified Memory
by richard_vlamynck on Jul 25, 2014 |
richard_vlamynck
Posts: 31 Joined: Sep 15, 2008 Last seen: Jan 24, 2016 |
||
Yes, I think it is possible, with the addition of an address decoder module, a wrapper around your memory block so that interrupt vectors appear in high memory and data memory appears on low memory. Take a look at the calculations for PMEM_ADDR and DMEM_ADDR in the code and the documentation and adjust accordingly. I hope this helps.
|
![no use](https://cdn.opencores.org/img/pils_lt.png)
![no use](https://cdn.opencores.org/img/pil_lt.png)
![no use](https://cdn.opencores.org/img/pil_rt.png)
![no use](https://cdn.opencores.org/img/pils_rt.png)