![no use](https://cdn.opencores.org/img/pils_lt.png)
![no use](https://cdn.opencores.org/img/pil_lt.png)
![no use](https://cdn.opencores.org/img/pil_rt.png)
![no use](https://cdn.opencores.org/img/pils_rt.png)
A Potentially Useful Project for OpenCores.org
by klyttle on Feb 3, 2015 |
klyttle
Posts: 1 Joined: Feb 2, 2015 Last seen: Feb 3, 2015 |
||
Hello fellow OpenCores.org members,
I'm Kris, and I hold a bachelor's degree in electrical (power) engineering. I came across this site a few years ago, and I've been visiting this site on and off ever since, so I thought I'd take the plunge and join. I recently came across this project and I thought I'd share it with this community: http://www.open-do.org/projects/p/ I figured it might be useful to generate different types of code (C/C++, VHDL, etc.) from, for example, Scilab Xcos/SysML (http://wiki.scilab.org/Xcos/SysML). Hope this is helpful. Cheers! |
![no use](https://cdn.opencores.org/img/pils_lt.png)
![no use](https://cdn.opencores.org/img/pil_lt.png)
![no use](https://cdn.opencores.org/img/pil_rt.png)
![no use](https://cdn.opencores.org/img/pils_rt.png)