Hello people,

I am trying to gain some experience in building a well-layered bench around a design and verify the same. I have some good experience with UVM and system verilog.

I find that there are not many open-source EDA tools that support UVM. If anyone is actively involved in UVM based verification with open-source EDA, can you please advice ?

Thanks,
Harish