1/1
SERR due to board layout errors?
by Unknown on Nov 8, 2004 |
Not available! | ||
Just to update everyone. It seems the SERR errors are due to noise on the
PCB or in the power supply. Changing the logic options for all outputs to
SLOW SLEW RATE reduced the chance of an error. Maybe Altera Cyclone devices
need a very good PCB and large amounts of decoupling for the power. I will
modify the PCB layout and make some more to see if I can improve the PCB so
I no longer get errors. Thanks to all who replied.
Dave Warren
dave@luscher.co.uk
|
SERR due to board layout errors?
by amrnasr on Nov 8, 2004 |
amrnasr
Posts: 2 Joined: May 23, 2010 Last seen: Mar 21, 2019 |
||
An HTML attachment was scrubbed...
URL: http://www.opencores.org/forums/pci/attachments/20041108/52706d55/attachment.htm
|
1/1