



re:pci target
by kerby on Dec 28, 2005 |
kerby
Posts: 2 Joined: Oct 29, 2005 Last seen: Oct 13, 2010 |
||
When I try to boot the device, my pc just hangs.
Check SERR#, you must handle this line or drive it tri-stated.
Isn't the configspace suppose to be reachable even without the
backend connected? Yes. It should be, if you follow the protocol for Config Read/Write. See Type0 Config access, or Type1.
I'd be happy just to see the card recognized by the bios while booting!
Can someone give me a brief explanation about the possible problem here? You should use the Altera Max-II Dev board leds to check if the PCI System has pass through your pci STATES. You need to have the book PCI System Achitecture, Addison-Wesley. There all you need to do is to follow the timing requirements and apply your VHDL coding skill. Good luck! |



