I've been converting the port of the raggedstone pci core from vhdl to verilog. Some people emailed me about it so I finally got a chance to upload it today. It's not finished as I'm stuck converting a vhdl state machine to verilog. Still, it's there up not for what it's worth. This port was done by Manuel Bessler: http://projects.varxec.net/raggedstone1