Hi everybody
I found the solution to my configuration problem.

I used Altera RAM blocks with post-synch registers. These registers add
a one-clock period delay at fifos outputs. This make the command signals
coming too late at the pci_master_if entry.

Many thanks for the work done for this IP.

Bye