



NEED HELP
by Unknown on Jul 2, 2007 |
Not available! | ||
Hi ,
I need a PCI target and PCI Bridge core,
On opencores there are two solutions:
PCI Bridge
PCI Target
I need the PCI Target,and PCI Bridge because it is written in
VHDL/VERILOG which I am more confident with.
The PCI Bridge is for sure more complete, documented and it is marked
as
Complete & tested, but also has much more that what I need (PCI
master
and WB Slave).
Thanks all.
SWAPNIL DESHPANDE.
(swappy.best at gmail.com)
|



