



PCI as MASTER DEVICE
by vintu on May 12, 2009 |
vintu
Posts: 2 Joined: May 30, 2008 Last seen: Nov 13, 2013 |
||
Does anybody have some material on the design of PCI core as a master device . What are the changes which are required for the PCI core to move from the slave device to master device ?
|
RE: PCI as MASTER DEVICE
by chrismrutherford on Aug 26, 2009 |
chrismrutherford
Posts: 1 Joined: Aug 16, 2009 Last seen: Mar 28, 2010 |
||
Here are some papers on implementing a master core.
microelectronics.esa.int/papers/PCIFinalReportLocatelli.pdf www.geocities.com/SiliconValley/Campus/3216/pcisim/pci97.pdf I am going to work on this soon. I noticed that I could only get about 12MB/s using the pci_lite core due to the lack of bursting and master mode. |



