OpenCores
no use no use 1/1 no use no use
PCIe Root Port for Vertix-5
by bromanous on Nov 3, 2011
bromanous
Posts: 1
Joined: Nov 3, 2011
Last seen: Jan 25, 2018
Hello,

I XUPv5 board and I need to provide The Vertix-5 with the functionality
of Root Port so that its able to finish Link Train with an Endpoint device

Xilinx only provide an Endpoint IP core for Vertix-5

Has any one worked on developing such a Root Port IP?

Thank you very much
no use no use 1/1 no use no use
© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.