Hello,

I XUPv5 board and I need to provide The Vertix-5 with the functionality
of Root Port so that its able to finish Link Train with an Endpoint device

Xilinx only provide an Endpoint IP core for Vertix-5

Has any one worked on developing such a Root Port IP?

Thank you very much